9th International Science Congress (ISC-2019).  International E-publication: Publish Projects, Dissertation, Theses, Books, Souvenir, Conference Proceeding with ISBN.  International E-Bulletin: Information/News regarding: Academics and Research

Resolution, Range and Area Comparison of Digital CMOS Time to Digital Converter Techniques

Author Affiliations

  • 1 Shiv Nadar University, Greater Noida, INDIA

Res. J. Engineering Sci., Volume 3, Issue (4), Pages 33-37, April,26 (2014)

Abstract

This paper demonstrates the comparison of various (TDC) Time to Digital Converter, on the basis of Resolution, Range and Area. Digital TDC is used as direct measurement of time interval between two skew signals. In digital PLL it is used as a phase detector.TDC also have applications in the field of Measurement and Instrumentation such as digital scopes, in wireless applications such as digital frequency synthesizers and for time of flight measurement. Observation is shown for (BDL) Buffer delay line based TDC,(IDL) Inverter chain based TDC and (VDL) Vernier Delay Line based TDC. Various TDC circuits having 32 stages were implemented using 28nm FDSOI CMOS technology and we have compared its results on the basis of Resolution, Range and Area. Analysis of resolution variation with respect to the Power supply and Temperature variations has been done.

References

  1. Henzler Stephan, Springer Series in Advanced Microelectronics Time to Digital Converters, 29, 5-18 (2010)
  2. Ramakrishnan V., Balsara Poras T, A Wide-Range, High-Resolution, Compact, CMOS Time to Digital Converter,IEEE computer society Proceedings of the 19th International Conference on VLSI Design (VLSID’06) (2006)
  3. ovanovic G.S., and tojcev M.K., Vernier delay line time-to-digital converter,scientific publications of the state university of Novi Pazar, ser. a: appl. math. Inform and mech., 1(1), 11-20 (2009)
  4. Dudek Piotr, Szczepan´ski Stanislaw and Hatfield John V., A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line, IEEE transactions on solid state circuits, 352), (2000)
  5. Gorbics M., Roberts K. and Sumner R., Vernier Delay LineInterpolator and Coarse Counter Realignment, U.S. Patent 5838754,11, (1997)
  6. Nikolic B. et al, Improved Sense-amplifier-based Flipflop: Design and Measurements”, IEEE Journal of Solid-State Circuits, 35(6), 876–884 (2000)
  7. Rahkonen T. and Kostamovaara J., The use of stabilized CMOS delay line for the digitization of short time intervals, IEEE J. Solid-State Circuits,28, 887–894 (1993)