9th International Science Congress (ISC-2019).  International E-publication: Publish Projects, Dissertation, Theses, Books, Souvenir, Conference Proceeding with ISBN.  International E-Bulletin: Information/News regarding: Academics and Research

Ripple Carry Adder Design Using Universal Logic Gates

Author Affiliations

  • 1Department of ECE, Technocrats Institute of Technology, Bhopal, MP INDIA

Res. J. Engineering Sci., Volume 3, Issue (11), Pages 1-5, November,26 (2014)

Abstract

Now days a lot of refinements and huge amount of time is utilized on exploring layout to minimize the gate size or other circuitry such as an memory element or adder in an integrated circuit (IC). In this research paper an analysis on power and other parameters of Ripple Carry adder which is designed using UNIVERSAL GATES is discussed. And here layout design and simulation is done with the help of Microwind and DSCH tool.

References

  1. Rawwat K., Darwish T. and Bayoumi M., A low power carry select adder with reduces area, Symposium on Circuits and Systems 218-221,(2001)
  2. Tyagi A., A reduced area scheme for carryIEEE Trans. on Computer,42, 1163-1170, (1993)
  3. Jeong W. and Roy K., Robust highpower adder, Proc. of the Asia and South Pacific Design Automation Conference 503-506, (2003)
  4. Steven M. Nowick, Kenneth Y. Yun, Ayoob E. Dooply and Peter A. Beerel, Specuof high-performance asynchronous dynamic adders. In Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems, page 210, IEEE Computer Society,(1997)
  5. Safi Seyyed Mohammad, RasKaboli Mina and Safi Fatemeh Sadat, An Efficient Residue to Binary Converter for the New TwoModuli Set, Research Journal of Recent Sciences,83-86, (2012)
  6. Sicard, Ssfa; and S. M. Aziz, Microwind application notes for 90-nm, 65-nm, 45-nm and 32-nm technologies, http://www.microwind.org., (2014)
  7. Sanjay, VHDL Environment for Floating point Arithmetic Logic Unit- ALU design and simulation, Research J. Engineering Sci., 1(2),1-6(2012)
  8. Xiaochen Guo, Engin Ipek and Tolga Soyata, Resistive Computation: Avoiding the Power Wall with Low-Leakage, STT-MRAM Based Computing, ISCA'10, June 1923, (2010)
  9. Weste Neil H.E. and Eshraghian, Kamran. Principles of CMOS VLSI Design, Third Edition, Addison Wesley, (2004)
  10. Sujata Verma S.K Singh and A.G. Rao, Overview of Contro techniques for DC-Dc converters, Res. J. Engineering Sci., 2(8),18-21(2013)
  11. Kang Sung-Mo (Steve) and Leblebici, Yusuf. CMOS Digital Integrated Circuits Analysis and Design, Third Edition, McGraw-Hill, (2002)
  12. Tocci, Ronald J. and S. Neal Widmer, Digital Systems: Principles and Applications, 8th Edition, Prentice Hall, (2001)
  13. Weste Neil H.E. and M. David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Fourth Edition. Boston: Pearson/Addison-Wesley, (2010)
  14. Kamal Raj, Digital Principles and Design, Chapter 6, Pearson Education, (2006)